Cover
Vol. 20 No. 2 (2020)

Published: March 31, 2020

Pages: 66-73

Original Article

New Design of Low Complexity Multipliers in DFT/IDFT

Majid A. Alwan 1
1 Department of Electrical Engineering, College of Engineering, University of Basrah, Basrah, Iraq
History
  • Received: January 21, 2020
  • Revised: February 20, 2020
  • Accepted: February 26, 2020
  • Available Online: March 2, 2020
DOI

https://doi.org/10.33971/bjes.20.2.8

Abstract

This paper presents a new design to implement DFT/IDFT using the two components of a sequence, which are even and odd component sequences to solve the complexity of complex multiplications and reduce the number of multipliers. The proposed two implementations reduce the number of real multipliers needed to compute the DFT. The first proposed design gives good results for $N 512$ as compared to conventional FFT algorithm, while the second scenario gives good results for $N 1024$ as compared to conventional FFT algorithm. The proposed design is performed directly from real and imaginary part equations of the DFT sequence $X[k]$ without additional processing.

Keywords

References

  1. R. Preyadharan, A. Tamilselvan, and M. Nithiyaa, "Modified Architecture of FFT Module using CSD Multiplier and Dual Edge Triggered Flip Flop", IEEE, 2015 International Conference on Innovations in Information, Embedded and Communication systems (ICIIECS), Coimbatore, pp. 1-4, 2015.
  2. R. Anitha, and V. Bagyaveereswaran, "Bruan’s Multiplier Implementation using FPGA with Bypassing Techniques", International Journal of VLSI design and Communication Systems (VLSICS), Vol. 2, No. 3, September 2011.
  3. Mingyu Wang, Fang Wang, Shaojun Wei, and Zhaolin Li, "A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations", Elsevier, Microelectronics Journal, Vol. 47, pp. 16-30, 2016.
  4. Xing Wei, Haigang Yang, Wei Li, Zhihong Huang, Tao Yina, and Le Yub, "A reconfigurable 4-GS/s powerefficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition", Elsevier, Integration, Vol. 66, pp. 164172, 2019.
  5. K. Sivanandam, and P. Kumar, "Design and performance analysis of reconfigurable modified Vedic multiplier with 3-1-1-2 compressor", Microprocessors and Microsystems, Vol. 65, pp. 97-106, 2019.
  6. John G. Proakis, and Dimitris G. Manolakis, "Digital Signal Processing, Principles, Algorithms, and Applications", Fourth Edition, Prentice-Hall, Inc., ISBN13: 978-0131873742, 2007.